



v.1.2
 - capacitor CF1 value changed
 v.1.4
 - silkscreen modified for JP1..4 placement
 v.1.5
 -added RP4 and R21
 -added fiducials to bottom layer
 -note about CP1

VS1005	
TITLE: vs1005bob_20	
Document Number:	1
Date: 3.9.2018 13.26	REV: 2.0
Sheet: 1/3	




V.1.1
 - RTC crystal changed to SMD type
 - USB wiring optimized
 - GND plane optimized
 - RS232 Markings on silkscreen



TP5 TP6 TP4
 TP1 TP2 TP3
 pcb fiducials

ANALOG I/O		
TITLE: vs1005bob_20		
Document Number:	1	REV: 2.0
Date: 3.9.2018 13.26	Sheet: 2/3	



V.2.0
 - Added VS23S040
 - Added SD card connector and regulator
 - C2, C4 30pF -> 12pF
 - R23 for separation of line out ground and RF in
 - R21 not assembled. IOVDD and FVDD separated

VS23S040	
TITLE: vs1005bob_20	
Document Number:	REV: v.2.0
Date: 3.9.2018 13.26	Sheet: 3/3