Revision History

<table>
<thead>
<tr>
<th>Rev.</th>
<th>Date</th>
<th>Author</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.3</td>
<td>2014-03-05</td>
<td>HH</td>
<td>Added details into saturation (S) and integer (I) mode bit descriptions, removed outdated information, reformatted document.</td>
</tr>
<tr>
<td>4.2</td>
<td>2008-03-14</td>
<td>PO</td>
<td>Cleaned up version for software developers.</td>
</tr>
</tbody>
</table>

Version: 4.3, 2014-03-05
Contents

1 Introduction 8

2 Programming Model 9
   2.1 Datapath ................................. 10
   2.2 ALU ........................................ 11
   2.3 Multiplier ................................. 11
   2.4 Barrel Shifter ............................ 12
   2.5 Guard Bit Registers ...................... 12
   2.6 Flags and Mode Bits ...................... 13
      2.6.1 Saturation (S) ....................... 13
      2.6.2 Integer (I) ......................... 13
      2.6.3 Rounding (R) ......................... 14
      2.6.4 Loop (L) ............................ 14
      2.6.5 Zero (Z) ............................ 14
      2.6.6 Negative (N) ....................... 14
      2.6.7 Overflow (V) ....................... 14
      2.6.8 Extension (E) ....................... 14
      2.6.9 Carry (C) ......................... 14

3 Data Address Generator 15
   3.1 Post-modification Modes .................. 15
      3.1.1 Linear Post-Increment/Decrement .... 16
      3.1.2 Modulo Post-Increment/Decrement .... 16
      3.1.3 Bit Reversal ........................ 17

4 Program control 18
   4.1 PC ...................................... 18
4.2 LR0 ................................................................. 18
4.3 LR1 ................................................................. 19
4.4 MRO ................................................................. 19
4.5 IPR0, IPR1 ......................................................... 19
4.6 LS, LE, LC .......................................................... 20

5 Control Flow ......................................................... 21
5.1 Jumps ............................................................... 21
5.2 Loops ............................................................... 21
5.3 System Reset ....................................................... 21
5.4 Interrupts ........................................................... 22
  5.4.1 Interrupt Routines ............................................. 22
5.5 Halt ............................................................... 23

6 Instruction Set Reference ........................................... 24
6.1 List of Instructions ............................................... 24
6.2 Instruction Descriptions ......................................... 25
6.3 Instruction Sequence Restrictions ............................... 44
  6.3.1 Loop Register Restrictions .................................. 44
  6.3.2 Conditional Jump Restrictions ............................... 45

7 Instruction Coding .................................................. 46
7.1 General Instruction Composition ............................... 46
7.2 Opcode Field ..................................................... 46
7.3 Control Instructions ............................................... 46
7.4 Arithmetic Operands .............................................. 49
7.5 Move Encoding ................................................... 51
7.6 Addressing Modes ............................................... 53
7.7 Constant Loading ................................................ 54
### List of Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VS_DSP General Architecture.</td>
<td>8</td>
</tr>
<tr>
<td>2</td>
<td>Processor programming model</td>
<td>9</td>
</tr>
<tr>
<td>3</td>
<td>VS_DSP datapath.</td>
<td>10</td>
</tr>
</tbody>
</table>
# List of Tables

<table>
<thead>
<tr>
<th>Table</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Jump conditions</td>
<td>30</td>
</tr>
<tr>
<td>2</td>
<td>Operation Codes</td>
<td>47</td>
</tr>
<tr>
<td>3</td>
<td>Control Instructions</td>
<td>47</td>
</tr>
<tr>
<td>4</td>
<td>ALU operand encoding</td>
<td>49</td>
</tr>
<tr>
<td>5</td>
<td>ALU result coding</td>
<td>49</td>
</tr>
<tr>
<td>6</td>
<td>Mul operand</td>
<td>50</td>
</tr>
<tr>
<td>7</td>
<td>Mul mode</td>
<td>50</td>
</tr>
<tr>
<td>8</td>
<td>Single operand ALU instructions</td>
<td>51</td>
</tr>
<tr>
<td>9</td>
<td>Registers in short move</td>
<td>52</td>
</tr>
<tr>
<td>10</td>
<td>Registers in full move</td>
<td>53</td>
</tr>
<tr>
<td>11</td>
<td>Load/Store coding</td>
<td>53</td>
</tr>
<tr>
<td>12</td>
<td>Addressing Modes</td>
<td>53</td>
</tr>
<tr>
<td>13</td>
<td>Modifications by the $T_m$ register</td>
<td>54</td>
</tr>
<tr>
<td>14</td>
<td>Addressing mode summary</td>
<td>55</td>
</tr>
</tbody>
</table>
1 Introduction

VS_DSP\textsuperscript{4} consists of these units:

- **Datapath** — an arithmetic/logic unit (ALU) and a multiplier unit. VSDSP\textsuperscript{4} also contains a barrel shifter.
- **Data Address Calculation** — Two dedicated address calculation units provide addresses for simultaneous operations on X and Y memory buses.
- **Program Control** — Instruction fetch, instruction address generation, and instruction decode. The program control also includes hardware loop control.
- **Buses** — Internal buses transfer data between different units and memories.

There are also other subsystems that are not part of the core.

- **Memory** — Internal RAM and ROM.
- **Peripherals** — Memory-mapped peripherals, such as interrupt arbiter, serial port, GPIO, timers, DA and/or AD converters.
- **External Bus Switch** — Some chips have external memory buses.
- **Clock Generator** — A phase-locked loop (PLL) can generate core clock.

Figure 1: VS_DSP General Architecture.
2 Programming Model

The processor programming model is shown in Fig. 2. The processor contains arithmetic, address and control registers.

![Diagram of processor programming model]

Arithmetic registers are the 16-bit registers \(A_0, A_1, B_0, B_1, C_0, C_1, D_0, D_1\) and the 8-bit guard bit registers \(A_2, B_2, C_2, D_2\). The multiplier pipeline register \(P_0, P_1\) is also shown. There is no guard bit register for \(P\) because a single multiplication result always fits into 32-bit register. The arithmetic registers can be used either as 16-bit registers mentioned above or as 40-bit registers (\(A, B, C, D, P\)).

Address registers are the 16-bit index registers \(I_0, I_1, \ldots, I_7\).

Control registers are the program counter \(PC\), link registers \(LR_0, LR_1\) and mode register \(MR_0\). Loop hardware registers are \(LS, LE, LC\), and page registers \(IPR_0, IPR_1\).
2.1 Datapath

This picture shows the VSDSP datapath. The ALU has eight 16-bit arithmetic registers $A_0$, $A_1$, $B_0$, $B_1$, $C_0$, $C_1$, $D_0$, $D_1$ and four 8-bit guard bit registers $A_2$, $B_2$, $C_2$, $D_2$. These can be combined to form 40-bit accumulators $A$, $B$, $C$ and $D$. Calculation can be performed in 40-bit or 16-bit mode. The width depends on the operands. If one of the operands is 40 bits wide, the operation is performed in 40 bits, otherwise in 16 bits.

The multiplier unit is a $16 \times 16$-bit signed/unsigned integer/fractional saturating/unsaturating multiplier. Multiplier inputs can be $A_0$, $A_1$, $B_0$, $B_1$, $C_0$, $C_1$, $D_0$, $D_1$. The result goes to a 32-bit register $P$, which can be used as the second ALU operand in 40-bit arithmetic and is also used with MAC or MSU.

The 16/40-bit ALU implements the arithmetic and logic instructions. The ALU produces negative, carry, overflow, zero, and extension flags. There is also a 16/40-bit barrel shifter.

Two internal data buses connect the datapath registers to other registers and memories.

Figure 3: VS_DSP datapath.
2.2 ALU

The ALU can calculate either 40-bit or 16-bit operations. The width depends on the operands; if one of the operands is 40 bits wide, the operation is 40 bits and the result is stored to a 40-bit register. If both operands are 16 bits, the operation and result are also 16 bits and the result is stored to a 16 bit register. Exceptions to these rules are **EXP**, **ASHL** and **RND**. The result of **EXP** and **RND** is always 16-bit wide, and Op2 of **ASHL** is always an 16-bit register.

The 16-bit operands are A0, A1, B0, B1, C0, C1, D0, D1. Pseudo-registers **NULL** and **ONES** are also available and contain all zeros and all ones, respectively. **NULL** and **ONES** are considered to be 16-bit registers for the purpose of determining the operation width.

The 40-bit operands are A, B, C and D. P is only available as operand2. The register A is formed by concatenating A2:A1:A0. A0 is the lsb part. For 40-bit calculations, also 16-bit registers are available as the other operand. In this case, the register is used as the middle part of the operand. The lsb end is padded with 16 zeros and the sign is extended to the guard bits. For example, if register A0 is used with an 40-bit operand, the operand is xx:A0:0000 (xx means sign extension bits).

The result register of 40-bit operation must be one of A, B, C, or D. The result register of a 16-bit operation is one of the 16-bit registers A0, ..., D1.

2.3 Multiplier

The multiplier is a $16 \times 16$ signed/unsigned integer/fractional saturating/unsaturating multiplier.

Both inputs can be interpreted either as signed or unsigned numbers, to facilitate multi-precision operations. Results are written into a 32-bit P register.

The P register can be saved by executing **ADD NULL, P, A**, at which time potentional fractional mode shift to left by 1 bit and saturation mode is applied. The high and low parts will reside in the high and low parts of the target accumulator, respectively. If both fractional mode and saturation mode is on, the result of signed $\times$ signed multiplication $0x8000 \times 0x8000$ is $0x7fffffff$. To get a raw value for P (necessary in interrupts that manipulate the register), fractional mode must be turned off before saving the register.

P can be restored by executing **RESP A0,A1**. Fractional mode does not have an effect on this operation.
2.4 Barrel Shifter

The barrel shifter can operate in both 40-bit and 16-bit mode. In 40-bit mode it can shift 0…39 bits logically left when operand2 is positive, or up to 39 bits arithmetically right when operand2 is negative. The result is undefined if the value of the operand2 register is out of range −39…39.

In 16-bit mode Operand2 must be in range −15…15.

The last bit shifted out is copied to the carry flag. When shifting left, the overflow flag is set if the msb bit is changed during shifting. When overflow happens in the saturation mode, overflow flag is set and result is saturated.

2.5 Guard Bit Registers

Guard bit registers behave as an extension of registers A1, B1, C1, and D1.

Whenever the arithmetic register A1 is written to as a 16-bit register, either from a data bus or from ALU, the value is sign-extended to A2. Writes to B1, C1, and D1 behave in the same way.

This does not happen when ALU operates in 40-bit mode and the result is written to A.

If you restore 40-bit values, remember to write to the guard bit register last, otherwise a write to A1/B1/C1/D1 will sign-extend over the desired value. This is usually an issue only in interrupt handlers.
2.6 Flags and Mode Bits

The processor mode register includes mode bits and status flags. The bits affecting or being affected by the datapath are:

<table>
<thead>
<tr>
<th>Bit/flag</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>saturation mode</td>
</tr>
<tr>
<td>I</td>
<td>integer(1)/fractional(0) mult. mode</td>
</tr>
<tr>
<td>R</td>
<td>rounding mode</td>
</tr>
<tr>
<td>L</td>
<td>loop flag</td>
</tr>
<tr>
<td>Z</td>
<td>zero flag</td>
</tr>
<tr>
<td>N</td>
<td>negative flag</td>
</tr>
<tr>
<td>V</td>
<td>overflow flag</td>
</tr>
<tr>
<td>E</td>
<td>extension flag</td>
</tr>
<tr>
<td>C</td>
<td>carry flag</td>
</tr>
</tbody>
</table>

2.6.1 Saturation (S)

If the saturation mode bit is set, the ALU operations and register read operations will saturate their result in case of an over/underflow. The overflow flag will be set, but its interpretation is that saturation has taken place in the ALU.

If the mode bit is clear, the operations will not saturate their outputs, and the overflow flag will have its normal meaning.

Saturation mode must not be changed between multiplication operations (MUL, MAC, MSU) and the use of the result (ADD, SUB). Results may be unpredictable.

2.6.2 Integer (I)

If the integer mode bit is set, the multiplier result is interpreted as an integer and thus no re-alignment is needed.

Otherwise, the multiplier result is assumed to be a fractional number with two leading sign bits, which will be re-aligned by a single left-shift when read from the P register. Normally, a zero will be fed into the LSB. If saturating to the largest positive value, the LSB will be set to one.

Integer mode must not be changed between multiplication operations (MUL, MAC, MSU) and the use of the result (ADD, SUB). Results may be unpredictable.
2.6.3 Rounding (R)

If the rounding mode bit is set, RND will round using convergent 0 rounding, otherwise RND will always round towards 0.

2.6.4 Loop (L)

Loop flag is needed with 32-bit code space. The loop flag is set by the interrupt mechanism to disable loop end detection. This prevents false loop end detections when an interrupt causes the execution to transfer to zero page from another page. Normally, there is no need for the user to set or clear the loop flag.

- Interrupt sets the loop flag.
- MR0 load can set or clear the loop flag.
- JR, RETI, J, CALL, and LOOP instructions clear the loop flag.
- JMPI does not affect the loop flag.

2.6.5 Zero (Z)

If the ALU is operating in the 40-bit mode and bits 39...0 of the ALU result are all clear, the flag is set. If the ALU is operating in the 16-bit mode and bits 15...0 of the ALU result are all clear, the flag is set. Otherwise, the flag is cleared.

2.6.6 Negative (N)

If the ALU is operating in the 40-bit mode and bit 39 of the ALU result is set, the flag is set. If the ALU is operating in the 16-bit mode and bit 15 of the ALU result is set, the flag is set. Otherwise, the flag is cleared.

2.6.7 Overflow (V)

Set if an arithmetic overflow occurs in the ALU result. Otherwise cleared.

2.6.8 Extension (E)

If the ALU is operating in the 40-bit mode and bits 39...31 are all the same (either all ones or all zeros), the flag is cleared. Otherwise, the flag is set. If the ALU is operating in the 16-bit mode, the flag is cleared.

2.6.9 Carry (C)

If a carry is generated in an addition or a borrow is not generated in a subtraction, the flag is set. The flag is set also in ASR, LSR and LSRC, if the LSB bit of the operand is logical '1'.

Otherwise, the flag is cleared.
3 Data Address Generator

The data address generator uses index registers $I_0 \cdots I_7$ to generate X and Y data bus addresses each cycle.

Each register $I_n$ has a corresponding register pair $\overline{I_n}$. You get $\overline{I_n}$ by inverting the LSB bit of the number of register $I_n$. For example, the pair of $I_3$ is $I_2$, and the pair of $I_2$ is $I_3$.

Any $I_n$ can be used as a X or Y data bus address. If needed, $\overline{I_n}$ specifies a post-modification for $I_n$. 32-bit X addresses are formed by concatenating $\overline{I_n}$ and $I_n$, but these are only useful with chips that have external data buses.

3.1 Post-modification Modes

There are two post modification modes specified in the instruction: post-modification by $-7 \ldots + 7$ or post-modification by $\overline{I_n}$.

- $\text{ldx } (i0), a0$ – load a0, no post-modification
- $\text{ldx } (i0)+6, a0$ – load a0, post-modification by +6
- $\text{ldx } (i0)-7, a0$ – load a0, post-modification by -7
- $\text{ldx } (i0)*, a0$ – load a0, post-modification by $\overline{I_0}$, i.e. $I_1$

The modification by $\overline{I_n}$ (i.e. using *) uses the most significant bits of $\overline{I_n}$ to specify the post modification mode: linear post-modification, modulo post-modification and bit reverse.

<table>
<thead>
<tr>
<th>$I_n(15:13)$</th>
<th>Mask</th>
<th>Modification</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>0x0000</td>
<td>$I_n = (I_n+m) \ (m \ positive)$</td>
</tr>
<tr>
<td>001</td>
<td>0x2000</td>
<td>$I_n = (I_n+m(12:6)) % (m(5:0) + 1)$</td>
</tr>
<tr>
<td>01x</td>
<td>0x4000</td>
<td>$I_n = (I_n+m(13:6)) % (m(5:0) \times 64 + 64)$</td>
</tr>
<tr>
<td>100</td>
<td>0x8000</td>
<td>$I_n = (I_n+1) % (m + 1)$</td>
</tr>
<tr>
<td>101</td>
<td>0xa000</td>
<td>$I_n = (I_n-1) % (m + 1)$</td>
</tr>
<tr>
<td>110</td>
<td>0xc000</td>
<td>$I_n = (I_n+m) \ bit \ reverse$</td>
</tr>
<tr>
<td>111</td>
<td>0xe000</td>
<td>$I_n = (I_n+m) \ (m \ negative)$</td>
</tr>
</tbody>
</table>

When modulo addressing is used, modulo logic keeps the address within a circular buffer. The buffer length does not need to be a power of two, but the starting address of the buffer must be aligned to the nearest larger or equal power of two.

The bit-reverse modification is useful for FFT and DFT implementations.
3.1.1 Linear Post-Increment/Decrement

Linear post-modification can be an immediate -7 ... +7 modification or modification by $\mathcal{P}$. In the case of a negative modifier, $\mathcal{P}$ contains the value in two's complement format.

- $\text{ldx (i0)+5,a0} - \text{load a0, post-modification by +5}$
- $\text{ldc -10,i1}$
  $\text{ldx (i0)*,null} - \text{no load, post-modification by -10}$
- $\text{ldc 8191,i0}$
  $\text{ldy (i1)*,a0} - \text{load a0, post-modification by 8191}$

3.1.2 Modulo Post-Increment/Decrement

In modulo modification the modified address is kept inside the circular buffer. This requires that the buffer start address is aligned to a power-of-two boundary according to the buffer size.

There are four different modulo modes. The most used ones are the +1 and -1 updates (masks 0x8000 and 0xa000). The lower bits of $\mathcal{P}$ give the size of the modulo buffer minus one.

- $\text{ldc 0x8000+BUFSIZE-1,i1}$
  $\text{ldx (i0)*,null} - \text{no load, post-modification by +1 modulo BUFSIZE}$
- $\text{ldc 0xa000+BUFSIZE-1,i1}$
  $\text{ldx (i0)*,null} - \text{no load, post-modification by -1 modulo BUFSIZE}$

The other modulo modes can modify the address by larger steps than 1, but they have restrictions on what the buffer size can be. If the buffer size is 1..64 the modification can be -64..63. If the buffer size is a multiple of 64 (from 64 to 4096), the modification can be -128..127.

- $\text{ldc 0x2000+((STEP&0x3f)«6)+((BUFSIZE-1)&0x3f),i1}$
  $\text{ldx (i0)*,null} - \text{post-modification by STEP modulo BUFSIZE}$
- $\text{ldc 0x4000+((STEP&0x7f)«6)+((BUFSIZE/64-1)&0x3f),i1}$
  $\text{ldx (i0)*,null} - \text{post-modification by STEP modulo BUFSIZE}$
3.1.3 Bit Reversal

In bit reversal addressing, calculated addresses are kept within a buffer length $2^k$ and when calculating the updated address, carry is propagated towards the LSB. The lower boundary of the buffer is a multiple of $2^k$. The boundary is decided by finding the highest 1-bit in $\text{In}(12 : 0)$.

3 MSBs of $\text{In}$ should contain 110 to select bit reversal addressing. LSBs of $\text{In}$ should contain the reversed adder value, normally $2^{k-1}$.

\[ \text{In} = \text{In} + \text{In}[12 \cdots 0] \] (propagate carry towards LSB)

Example (64-point (k = 6) FFT in buffer 0x3000 · · · 0x303f), getting the next entry after 0x3030:

<table>
<thead>
<tr>
<th>In</th>
<th>$00110000$</th>
<th>$00110000$</th>
<th>0x3030</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\text{In}$</td>
<td>$1100000000100000$</td>
<td>$0xc020$</td>
<td></td>
</tr>
<tr>
<td>updated $\text{In}$</td>
<td>$0011000000001000$</td>
<td>$0x3008$</td>
<td></td>
</tr>
</tbody>
</table>

The previous example shows the normal usage, although other values than power of two are possible. The next example shows how to go backwards instead of forwards by setting $\text{In}(12 : 0)$ to $2^k - 1$ instead of $2^{k-1}$.

Example (64-point (k = 6) FFT in buffer 0x3000 · · · 0x303f), getting the previous entry before 0x3030:

<table>
<thead>
<tr>
<th>In</th>
<th>$00110000$</th>
<th>$00110000$</th>
<th>0x3030</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\text{In}$</td>
<td>$1100000000111111$</td>
<td>$0xc03f$</td>
<td></td>
</tr>
<tr>
<td>updated $\text{In}$</td>
<td>$0011000000001000$</td>
<td>$0x3010$</td>
<td></td>
</tr>
</tbody>
</table>
4 Program control

Program control unit (pcu) performs instruction fetch and decode, control flow changes and interrupt fetching. In addition to the program counter PC, program control unit has two link registers which are used for indirect jumps, LR0 and LR1.

Mode register MRO holds the mode and flag bits. Loop control has three registers, LS, LE and LC. Program counter is not directly accessible.

Instruction Address Generator contains all pcu registers. Instruction Address Generator drives Instruction Address Bus from PC, LR0, LR1, interrupt address or from instruction jump address.

To achieve 32-bit instruction address space (large-code), two page registers are used. IPR0 holds the uppermost part of the instruction address. IPR0 and PC together determine the instruction address. IPR0 is copied to IPR1 during interrupts.

Interrupt Controller processes interrupts. It implements the interrupt state machine. Interrupt Controller receives external interrupt and drives interrupt fetch signal to Instruction Address Generator. Interrupt Controller makes sure that previous interrupt has been processed before new interrupt request is presented to Instruction Address Generator.

4.1 PC

PC is the program counter. It is not directly accessible by the programmer. PC is loaded with the fetch address+1 value on all cycles except when new loop round starts. In this case PC is loaded with LS. PC is kept at the old value if the instruction data and address buses are used by LDI or STI.

In interrupts, PC is copied to LR1.

In instruction fetches, instruction address bus (IAB) is driven either from PC, LR0, LR1, decoded instruction jump target address, reset vector address, interrupt vector address, or calculated address for LDI or STI.

4.2 LR0

LR0 is used in indirect jumps. JRcc causes instruction to be fetched from LR0 address instead of PC address, if condition cc is true. LR0 is used to save the return address for subroutine calls, so executing JRcc at the end of the subroutine returns to the caller. If nested subroutines are needed, the previous LR0 must be saved and restored by the caller.
4.3 LR1

LR1 is used in interrupt returns. RETI causes instruction to be fetched from LR1 address instead of PC address. PC is copied to LR1 on interrupts.

If nested interrupts are needed, LR1 must be saved and restored by the interrupt service routine. See section 5.4.1 for the save and restore routines.

4.4 MRO

MRO is the processor mode / status flag register.

<table>
<thead>
<tr>
<th>Bit/flag</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>S</td>
<td>saturation mode</td>
</tr>
<tr>
<td>I</td>
<td>integer(1)/fractional(0) mult. mode</td>
</tr>
<tr>
<td>R</td>
<td>rounding mode</td>
</tr>
<tr>
<td>L</td>
<td>loop flag</td>
</tr>
<tr>
<td>Z</td>
<td>zero flag</td>
</tr>
<tr>
<td>N</td>
<td>negative flag</td>
</tr>
<tr>
<td>V</td>
<td>overflow flag</td>
</tr>
<tr>
<td>E</td>
<td>extension flag</td>
</tr>
<tr>
<td>C</td>
<td>carry flag</td>
</tr>
</tbody>
</table>

In the end of an interrupt, MRO is restored from the stack. Thus explicit moves override the evaluation of flags.

The mode bits and flags are described in more detail in section 2.6.

4.5 IPR0, IPR1

IPR0 is the instruction page register and is used to implement 32-bit code address space. It holds the upper 16 bits of instruction address. IPR0 can be changed by JRcc or JMPI instruction.

In interrupts IPR0 is copied to IPR1 at interrupt cycle #2.
4.6 LS, LE, LC

LS holds the loop start address. LE holds the loop end address. LC holds the loop count.

LOOP instruction copies instruction fetch address to LS, loads LE with loop end address specified in the LOOP instruction, and copies LC from the specified register.

When instruction fetch occurs from LE address and the L-flag is not set, LC is tested. If $LC \neq 0$, it is decremented by one, new loop round starts by copying LS to PC. If $LC = 0$, fetch continues from the next address.

LE is initiated with all ones in system reset.
5 Control Flow

The control flow behaviour follows the three-stage pipelining of the processor operation. The change-of-flow instructions are all delayed, with one delay slot following the instruction. There can not be another change-of-flow instruction in the delay slot. In this sense, also LOOP is considered as a change-of-flow instruction, in addition to J, Jcc, JRcc, CALLcc and RETI.

The JMPi instruction is also a change-of-flow instruction and has the same kind of timing behaviour as other change-of-flow instructions, but the instruction in the delay slot is canceled (executed as NOP), and can therefore be a change-of-flow instruction. This feature is mostly used in the interrupt vector table.

5.1 Jumps

Jump conditions are taken from the flags in MR0. The flags that are part of the condition must be unaltered in the preceding instruction. Other flags can be modified.

5.2 Loops

The loop mechanism has three registers which are loop start register LS, loop end register LE and loop count register LC.

Change-of-flow instructions can not be at loop end address or immediately before that.

LOOP instruction starts a hardware loop. LOOP instruction has one delay slot, i.e., loop start address is LOOP+2. This results from the fact that instruction at LOOP+1 (delay slot) is fetched before loop registers are updated by LOOP instruction. Loop can also be initiated by setting LS, LE and LC to appropriate values.

When the instruction fetch address equals LE, the value of LC is checked. If LC is not equal to zero, it is decremented by 1 and PC is loaded with LS. If LC is equal to zero, executing continues linearly from the next instruction.

5.3 System Reset

System reset forces the processor to a known reset state. After reset is released, the processor starts executing instructions from reset address onwards.

All registers except LE and PC are zeroed on reset. LE is set to all ones. PC is set to reset vector (normally 0x4000).
5.4 Interrupts

Interrupts are vectored using a jump table. The external interrupt peripheral supplies an interrupt vector to core. The vector is an address in the range 0x20...0x3f. These addresses must hold a jump table with JMPI instructions which jump to the start of the appropriate interrupt routine.

In interrupts LR1 is used to save the return address. When main program is interrupted, return address is automatically copied to LR1. Interrupts normally end with a RETI (jump to LR1) or a JRcc (jump to LR0).

When generating an interrupt request, the interrupt peripheral automatically disables further interrupts by increasing its interrupt disable count register. If nested interrupts are required, the interrupt handler must save LR1 before enabling further interrupts.

Note that if you call C-compiled routines from the interrupt handler, you must also save P and the guard bit registers.

5.4.1 Interrupt Routines

A typical interrupt jump table looks like the following:

```
.org 0x20
JMPI int_routine0,(SP)+1
JMPI int_routine1,(SP)+1
JMPI int_routine2,(SP)+1
...
```

Here, the JMPI instructions also increases the stack pointer.

The start of the interrupt handler must save the processor state before enabling interrupts in the interrupt controller. The end of the handler restores the processor state. Depending whether only 16-bit or both 16- and 32-bit code model will be used in the program, a different kind of a saving and restoring is used.
The following is a 16-bit (small-code space) C-safe interrupt stub:

```assembly
_int_routine0:
    STX i7,(i6) ; STY mr0,(i6)+1 // If registers in X space, switch LDX and LDY
    STX i5,(i6) ; STY lr0,(i6)+1
    STX a2,(i6) ; STY b2,(i6)+1
    STX c2,(i6) ; STY d2,(i6)+1
    STX a0,(i6) ; STY a1,(i6)+1
    ADD null,p,a
    STX a0,(i6) ; STY a1,(i6)
    .import _CInterrupt // C language interrupt, type:
    CALL _CInterrupt // void CInterrupt(void);
    LDC 0x200,mr0 // Must occur after add null,p,a , otherwise
                   // unexpected things may happen.
    LDX (i6),a0 ; LDY (i6)-1,a1
    RESP a0,a1
    LDX (i6),a0 ; LDY (i6)-1,a1
    LDX (i6),c2 ; LDY (i6)-1,d2
    LDX (i6),a2 ; LDY (i6)-1,b2
    LDX (i6),i5 ; LDY (i6)-1,lr0
    LDC INT_GLOB_ENA,i7
    LDY (i6),mr0 // If registers in X space, switch LDX to STX
    RETI
    STY i7,(i7) ; LDX (i6)-1,i7 // If regs in X, switch STY/LDX with STX/LDY
```

When an interrupt is taken, the interrupt controller automatically disables all interrupts. Writing to the memory-mapped register INT_GLOB_ENA enables the interrupts.

The interrupts must be disabled during the RETI instruction execution, and they will therefore be enabled in its delay slot. The RETI will also clear the L-flag, and the restoring of MR0 must therefore come before it, if the flag is not cleared by the user.

### 5.5 Halt

In HALT, the processor waits until an interrupt occurs. The execution pipeline is stopped.

When an interrupt occurs, the processor executes 3 instructions after the HALT instruction before executing the first interrupt instruction.

If the interrupt state machine is not in the idle state when HALT goes to execution, HALT instruction has no effect and is executed like a NOP.
### 6 Instruction Set Reference

#### 6.1 List of Instructions

The following table lists all basic and optional instructions. The operands of each instruction, mode bits affecting the operation and the flags affected are also shown.

| Mnemonic | meaning                  | operands          | result | S | I | R | L | Z | N | V | E | C |
|----------|--------------------------|-------------------|--------|---|---|---|---|---|---|---|---|---|---|
| ABS      | absolute value           | Areg              | Areg   | u | -- | x | x | x | x | x |   |   |   |
| ADD      | add                      | 2×Areg            | Areg   | u | -- | x | x | x | x | x | x | x | x |
| ADDC     | add with carry           | 2×Areg,c          | Areg   | u | -- | x | x | x | x | x | u |   |   |
| AND      | logical AND              | 2×Areg            | Areg   | -- | -- | x | 0 | 0 | 0 | 0 | 0 |   |   |
| ASHL     | n-b arithmetic shift     | 2×Areg            | Areg   | u | -- | x | x | x | x | x |   |   |   |
| ASR      | 1-b arithmetic right shift | Areg            | Areg   | -- | -- | x | 0 | 0 | x | x |   |   |   |
| CALLcc   | conditional call         | addr,cc           | PC, LR0| -- | 0 | u | u | u | u |   |   |   |   |
| EXP      | count leading bits       | Areg              | Areg   | -- | -- | x | 0 | 0 | 0 | 0 |   |   |   |
| HALT     | wait for an interrupt    | --                | --     | -- | -- | -- | -- | -- | -- |   |   |   |   |
| Jcc      | conditional jump         | addr,cc           | PC     | -- | 0 | u | u | u | u |   |   |   |   |
| JMPI     | jump, ignore delay slot  | addr,In           | PC, In | -- | -- | -- | -- |   |   |   |   |   |   |
| JAcc     | conditional jump with LR0| LR0, cc, In       | PC     | -- | 0 | u | u | u | u |   |   |   |   |
| LDc      | load constant            | imm               | reg    | -- | -- | -- | -- |   |   |   |   |   |   |   |
| LDX      | load on X bus            | In, In            | reg    | -- | -- | -- | -- |   |   |   |   |   |   |   |
| LDY      | load on Y bus            | In, In            | reg    | -- | -- | -- | -- |   |   |   |   |   |   |   |
| LDI      | load on I bus            | In, In            | Areg   | -- | -- | -- | -- |   |   |   |   |   |   |   |
| LOOP     | start loop               | reg, addr         | Lregs  | -- | 0 | -- | -- |   |   |   |   |   |   |   |
| LSL      | 1-b logical left shift   | Areg              | Areg   | -- | -- | x | x | x | x | x | x |   |   |
| LSLC     | LSL with carry           | Areg,c            | Areg   | -- | -- | x | x | x | x | x | x | x | x |
| LSR      | 1-b logical right shift  | Areg              | Areg   | -- | -- | x | 0 | 0 | x | x | x | x | x |
| LSRc     | LSR with carry           | Areg,c            | Areg   | -- | -- | x | 0 | 0 | x | x | x | x | x |
| MAC      | multiply-accumulate      | 2×Areg            | Areg,P | u | u | -- | x | x | x | x | x | x | x |
| MSU      | multiply-subtract        | 2×Areg            | Areg,P | u | u | -- | x | x | x | x | x | x | x |
| MUL      | multiply                | 2×Areg            | P      | u | u | -- | -- | -- |   |   |   |   |   |
| MVX      | register move            | reg               | reg    | -- | -- | -- | -- |   |   |   |   |   |   |   |
| MVY      | register move            | reg               | reg    | -- | -- | -- | -- |   |   |   |   |   |   |   |
| NOP      | no operation             | --                | --     | -- | -- | -- | -- |   |   |   |   |   |   |   |
| NOT      | logical NOT              | Areg              | Areg   | -- | -- | x | x | 0 | 0 |   |   |   |   |
| OR       | logical OR               | 2×Areg            | Areg   | -- | -- | x | x | 0 | 0 |   |   |   |   |
| RESP     | restore P                | 2×Areg            | P      | -- | -- | -- | -- |   |   |   |   |   |   |   |
| RETI     | jump with LR1            | LR1, In           | PC     | -- | 0 | -- | -- | -- |   |   |   |   |   |
| RND      | round to 16 bits         | Areg              | Areg   | -- | u | x | x | x | 0 | 0 | x |   |   |
| SAT      | saturate to 32 bits      | Areg              | Areg   | -- | -- | x | x | x | 0 |   |   |   |   |
| STX      | store on X bus           | In, In, reg       | mem    | -- | -- | -- | -- |   |   |   |   |   |   |   |
| STY      | store on Y bus           | In, In, reg       | mem    | -- | -- | -- | -- |   |   |   |   |   |   |   |
| STI      | store on I bus           | In, In, Areg      | mem    | -- | -- | -- | -- |   |   |   |   |   |   |   |
| SUB      | subtract                 | 2×Areg            | Areg   | u | -- | x | x | x | x | x | u | u | u |
| SUBC     | SUB with carry           | 2×Areg,c          | Areg   | u | -- | x | x | x | x | x | x | x | x |
| XOR      | logical XOR              | 2×Areg            | Areg   | -- | -- | x | 0 | 0 | x | x |   |   |   |

Operands and result: reg = register, In = index, In = modifier, addr = address, cc = condition code, c = carry in, imm = immediate data, Lregs = loop registers, P = multiplier result, PC = program counter, mem = memory location

Mode bits and flags: x = sets flag, u = uses bit, 0 = sets flag to 0
6.2 Instruction Descriptions

The instruction description includes the mnemonic and a one line description of the operation, the syntax and mathematical expression of the operation, comments on the use and other specific information, and finally the coding of the instruction. The operand fields or other further refinements are given in accompanying tables.

Several operations can be executed in parallel when they are using different fields of the instruction word, e.g., ALU operations and two parallel moves with indirect addressing are possible, see instruction composition in chapter 7. In assembler the parallel operations are separated by a semicolon. The following lists the main rules.

One instruction can contain:

- Any single operation
  LDC 1234,i0
  J label
- ALU operation and any load or store
  sub a0,a1,b0 ; ldx (i1)-4,i0
- ALU operation and any register move
  add a1,null,a0 ; mv a2,a1
- Two register moves (there are some register bank restrictions)
  mv a0,i0 ; mv a1,i1
- One X and one Y load or store
  ldx (i6)-1,a0 ; ldy (i6),a1
  ldx (i0)+7,a0 ; sty a0,(i2)+1
- ALU operation and one restricted X and one restricted Y load or store
  mac a0,a1,b ; ldx (i0)*,a0 ; ldy (i2)*,a1
  In restricted (short) load/store one can only use the * modification or no modification, and the data register must be an ALU register.
ABS  Absolute value

\[
\text{ABS } Op2, A_n: \ |Op2| \rightarrow A_n \\
\text{Flags: } Z,N,V,E,C.
\]

The operand is conditionally negated (two's complement operation) and placed in the target register. The coding of Op2 is given in Table 4 (ALU operand), and the result coding in Table 5. The absolute value of the minimum integer (fraction -1.0) is the maximum integer in the saturation mode.

Coding:

\[
\begin{array}{ccccccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 17 & 16 & 0 \\
1 & 1 & 1 & 1 & 0 & 0 & 0 & r & r & r & A & A & A \\
\end{array}
\]

\text{parallel move}

\[
rrrr = \text{Op2}, \text{AAA} = \text{target register}.
\]

ADD  Addition of two operands

\[
\text{ADD } Op1, Op2, A_n: \ Op1 + Op2 \rightarrow A_n \\
\text{Flags: } Z,N,V,E,C.
\]

The operand coding is shown in Table 4 (ALU operand), and the result coding in Table 5. LSL is constructed with \text{ADD Op1, Op1, A}_n.

Coding:

\[
\begin{array}{ccccccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 17 & 16 & 0 \\
0 & 1 & 0 & 0 & R & R & R & r & r & r & A & A & A \\
\end{array}
\]

\text{parallel move}

\[
RRRR = \text{Op1}, \text{rrrr} = \text{Op2}, \text{AAA} = \text{target register}.
\]

ADDC  Addition of two operands with carry

\[
\text{ADDC } Op1, Op2, A_n: \ Op1 + Op2 + C \rightarrow A_n \\
\text{Flags: } Z,N,V,E,C.
\]

The operand coding is shown in Table 4 (ALU operand), and the result coding in Table 5. LSLC is constructed with \text{ADDC Op1, Op1, A}_n.

Coding:

\[
\begin{array}{ccccccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 17 & 16 & 0 \\
1 & 0 & 0 & 0 & R & R & R & r & r & r & A & A & A \\
\end{array}
\]

\text{parallel move}

\[
RRRR = \text{Op1}, \text{rrrr} = \text{Op2}, \text{AAA} = \text{target register}.
\]
AND  Bitwise AND of two operands

\[
\text{AND } Op1, Op2, A_n; \quad \text{for each } i : Op1[i] \cdot Op2[i] \rightarrow A_n[i]
\]

Flags: Z,N,V=0,E,C=0.

The operand coding is found in Table 4 (ALU operand), and the result coding in Table 5.

Coding:

\[
\begin{array}{cccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 17 & 16 & 0 \\
1 & 0 & 1 & 1 & R & R & R & r & r & r & A & A & A & \text{parallel move}
\end{array}
\]

\(RRRR = \text{Op1}, \ rrrr = \text{Op2}, \ AAA = \text{target register.}\)

ASHL  Arithmetic multi-bit shift

\[
\text{ASHL } Op1, Op2, A_n; \quad \text{if } Op2 > 0 : Op1 \ll Op2 \rightarrow A_n; \quad \text{else } Op1 \gg |Op2| \rightarrow A_n
\]

Flags: Z,N,V,E,C.

When Op2 is positive then the source is shifted left Op2 bits. Bits shifted out of position 40 are lost, but for the last bit is copied to the carry flag. Zeros are supplied to the vacated positions on the right.

When Op2 is negative then the source is shifted right abs(Op2) bits. Bits shifted out of position 0 are lost, but the last bit is copied to the carry flag. Copies of the MSB are supplied to the vacated positions on the left (arithmetic shift).

If a zero shift count is specified, the carry bit is cleared. Overflow flag is set if MSB is changed any time during the shift operation. This can only happen when shifting left.

Note: if the number of shifts exceeds the range of \(-40\ldots40\) (or \(-16\ldots16\) for 16-bit source/result) then the result is undefined.

Note2: Op2 is always 16-bit register.

The operand coding is found in Table 4 (ALU operand), and the result coding in Table 5.

Coding:

\[
\begin{array}{cccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 17 & 16 & 0 \\
1 & 0 & 1 & 0 & R & R & R & r & r & r & A & A & A & \text{parallel move}
\end{array}
\]

\(RRRR = \text{Op1}, \ rrrr = \text{Op2}, \ AAA = \text{target register.}\)
**ASR**  Arithmetic shift right

\[
ASR \, Op2, A_n; \quad \text{for each } i > 0 : \quad Op2[i] \rightarrow A_n[i-1], \quad Op2[msb] \rightarrow A_n[msb]
\]

Flags: \(Z,N,V,E,C=op2(0)\).

The instruction shifts right by one position. The LSB bit is discarded, and MSB of the source registers is fed into the MSB bit of the result.

![Coding](image)

\[
	ext{rrrr} = \text{Op2}, \quad \text{AAA} = \text{target register}.
\]

**EXP**  Count leading bits

\[
EXP \, Op2, A_n
\]

Flags: \(Z,N=0,V=0,E=0,C=0\).

Count leading zeros or ones according to MSB of the source. The result is an unsigned integer in whose range of possible values are from 0 to \(2^n + g\). If \(Op2\) is 0 then result is 0.

Note: Result is always written to 16-bit register.

Note2: This instruction can be used in conjunction with ASHL instruction, to specify the shift amount needed for normalization.

The operand coding is found in Table 4 (ALU operand), and the result coding in Table 5.

![Coding](image)

\[
	ext{rrrr} = \text{Op2}, \quad \text{AAA} = \text{target register}.
\]
CALLcc  Conditional delayed jump and save return address

\[ \text{CALL } \text{addr}; \text{ PC } \rightarrow \text{LR0}, \text{ if cond } : \text{ addr } \rightarrow \text{PC} \]
\[ \text{Flags: L=0.} \]

Identical to normal jump instruction, but PC is saved to LR0. This instruction replaces the sequence J addr, LDC @+1,LR0 which is used in subroutine calls.

Note the one delay slot associated to this instruction. The address which is saved to LR0 is the CALL instruction address + 2. The instruction in the delay slot is always executed regardless of the condition.

Coding:

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>6</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>-</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>absolute address</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>condition</td>
</tr>
</tbody>
</table>

HALT  Halt the processor and wait for an interrupt

\[ \text{HALT} \]
\[ \text{Flags: no change.} \]

The processor is halted to a low-power state. Normal execution is resumed when an interrupt occurs.

Coding:

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>-</td>
</tr>
</tbody>
</table>
Jcc    Conditional delayed jump to absolute address

\[ \text{Jcc } \text{addr}; \text{ if cond: addr } \rightarrow \text{PC, else: PC}+1 \rightarrow \text{PC} \]
Flags: L=0.

Flags and their combinations can be used as jump conditions, as shown in Table 1 (Jump conditions). The instruction immediately before the Jcc must not change the flags that are used in the jump condition. Other flags can be changed. Note the one delay slot associated to this instruction.

Coding:

<table>
<thead>
<tr>
<th>31</th>
<th>28 27</th>
<th>24 23 22 21</th>
<th>6 5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 1 0</td>
<td>1 0 0 0</td>
<td>absolute address</td>
<td>condition</td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Binary code</th>
<th>Abbrev</th>
<th>Name</th>
<th>definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>000000</td>
<td></td>
<td>always</td>
<td></td>
</tr>
<tr>
<td>000001</td>
<td>CS</td>
<td>carry set</td>
<td>( C = 1 )</td>
</tr>
<tr>
<td>000010</td>
<td>ES</td>
<td>extension set</td>
<td>( E = 1 )</td>
</tr>
<tr>
<td>000011</td>
<td>VS</td>
<td>overflow</td>
<td>( V = 1 )</td>
</tr>
<tr>
<td>000100</td>
<td>NS</td>
<td>negative</td>
<td>( N = 1 )</td>
</tr>
<tr>
<td>000101</td>
<td>ZS</td>
<td>zero</td>
<td>( Z = 1 )</td>
</tr>
<tr>
<td>001000</td>
<td>LT</td>
<td>less than zero</td>
<td>( N \oplus (V \cdot S) = 1 )</td>
</tr>
<tr>
<td>001001</td>
<td>LE</td>
<td>less than or equal to zero</td>
<td>( N \oplus (V \cdot S) + Z = 1 )</td>
</tr>
<tr>
<td>010001</td>
<td>CC</td>
<td>carry clear</td>
<td>( C = 0 )</td>
</tr>
<tr>
<td>010010</td>
<td>EC</td>
<td>extension clear</td>
<td>( E = 0 )</td>
</tr>
<tr>
<td>010011</td>
<td>VC</td>
<td>not overflow</td>
<td>( V = 0 )</td>
</tr>
<tr>
<td>010100</td>
<td>NC</td>
<td>not negative</td>
<td>( N = 0 )</td>
</tr>
<tr>
<td>010101</td>
<td>ZC</td>
<td>not zero</td>
<td>( Z = 0 )</td>
</tr>
<tr>
<td>011000</td>
<td>GE</td>
<td>greater than or equal to zero</td>
<td>( N \oplus (V \cdot S) = 0 )</td>
</tr>
<tr>
<td>011001</td>
<td>GT</td>
<td>greater than zero</td>
<td>( N \oplus (V \cdot S) + Z = 0 )</td>
</tr>
</tbody>
</table>
JMPI

Jump, ignore delay slot, increment index register

\[ \text{JMPI addr, (Op1) + n; addr} \rightarrow \text{PC, Op1} + n \rightarrow \text{Op1, 0} \rightarrow \text{IPR0} \]

Flags: no change.

Identical to normal jump instruction, but ignores the instruction in the delay slot (a NOP is executed instead) and jumps to zero page. Also, the index register specified is optionally modified (identical to LDX (Op1)+n,NULL).

This instruction is used in interrupt vector jump table. \textit{Do not use this instruction in normal code if interrupts are enabled.}

Coding:

\[
\begin{array}{cccccccc}
0 & 0 & 1 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & 1 & 0 & - & \text{absolute address} & - & \text{mm} & \text{rrr} \\
\end{array}
\]

\[ \text{rrr} = \text{address register, } \text{dd} = \text{don't care,} \]
\[ \text{mm} = \text{address mode (00 = no update, 01 = +1, 11 = -1).} \]
**JRcc**  Conditional delayed jump to the address in link register 0

\[
\text{JRcc; } if \ cond: \ LR0 \rightarrow \ PC \\
\text{Flags: } L=0.
\]

**JRcc**  Conditional delayed jump to the address in link register 0

\[
\text{JRcc (Op1); } if \ cond: \ LR0 \rightarrow \ PC, \ Op1 \rightarrow \ IPR0 \\
\text{Flags: } L=0.
\]

The **JRcc** instruction can be used for returns from subroutines, as well as for other jumps with run-time calculated addresses. The return addresses are typically loaded by an **LDC** instruction. Flags and their combinations can be used as jump conditions, as shown in Table 1 (Jump conditions). The instruction immediately before the **JRcc** must not change the flags that are used in the jump condition. Other flags can be changed. Unconditional return can be done with the “always” condition. Note the one delay slot associated to this instruction.

**Coding:**

\[
\begin{array}{cccccc}
31 & 28 & 27 & 24 & 23 & 22 \\
0 & 0 & 1 & 0 & 0 & 0 \\
31 & 28 & 27 & 24 & 23 & 22 \\
0 & 0 & 1 & 0 & 0 & 0
\end{array}
\]

\[
\begin{array}{cccccc}
& & & & & \\
\text{condition} & & & & &
\end{array}
\]

\[
\begin{array}{cccccc}
31 & 28 & 27 & 24 & 23 & 22 \\
0 & 0 & 1 & 0 & 0 & 0 \\
31 & 28 & 27 & 24 & 23 & 22 \\
0 & 0 & 1 & 0 & 0 & 0
\end{array}
\]

\[
\begin{array}{cccccc}
& & & & & \\
\text{r r r condition} & & & & &
\end{array}
\]

ccccccc = condition, rrr = Op1 (I0...I7)

**LDC**  Load constant to a register

\[
\text{LDC constant, Op1; } \text{constant } \rightarrow \text{Op1} \\
\text{Flags: no change.}
\]

The register (Op1) coding is shown in Table 10 (Target full move). The assembler understands numbers in different bases (e.g., hexadecimal, decimal, binary), while the immediate is finally coded in binary format. A single constant load can be done in an instruction, and no parallel arithmetic can be used. The constant is LSB-aligned and sign extended if needed.

**Coding:**

\[
\begin{array}{cccccc}
31 & 29 & 28 & 22 & 21 & 6 \\
0 & 0 & 0 & - & & \\
31 & 29 & 28 & 22 & 21 & 6 \\
0 & 0 & 0 & - & &
\end{array}
\]

\[
\begin{array}{cccccccc}
R & R & R & R & R & R & R & R \\
\text{RRRRRR} = \text{Op1}
\end{array}
\]

Version: 4.3, 2014-03-05
LDX Load register from X-memory

LDX (Op1), Op2; X[Op1] \rightarrow Op2, update Op1
Flags: no change.

LDY Load register from Y-memory

LDY (Op1), Op2; Y[Op1] \rightarrow Op2, update Op1
Flags: no change.

Coding (double full moves):

\[
\begin{array}{cccc}
31 & 28 & 27 & 14 13 0 \\
0 & 0 & 1 & 1 & \text{X full move} & \text{Y full move}
\end{array}
\]

Coding (parallel full move):

\[
\begin{array}{cccccccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 17 & 16 & 12 & 11 & 8 & 7 & 4 & 3 & 0 \\
0 & 0 & 0 & 0 & d & d & d & d & d & d & d & d & b & 0 & F & F & F & F & F & F & F & F & F
\end{array}
\]

0000 = opcode allowing parallel moves, dddd = don’t care
b = bus X/Y (0/1), FFFF = full move bits of X/Y

Coding (parallel short moves):

\[
\begin{array}{cccccccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 17 & 16 & 12 & 11 & 8 & 7 & 4 & 3 & 0 \\
0 & 0 & 0 & 0 & d & d & d & d & d & d & d & d & 1 & x & x & x & x & x & x & x & y & y & y & y & y & x & y & y & y
\end{array}
\]

xxxx = short move bits of X, yyyy = short move bits of Y.
LDX Load register from X memory with 32-bit address

Flags: no change.

STX Store register in X memory with 32-bit address

STX \(Op_1, (Op_2 : Op_3);\) \(Op_1 \rightarrow X[Op_2 : Op_3]\)
Flags: no change.

Load or store a register from or to X memory. This instruction uses two index registers to generate a long \((2 \times \text{dataaddress})\) memory address. When \(Op_2\) is \(\text{In}\), \(Op_3\) is the corresponding modifier register \(\text{In}\).

Coding (parallel move):

\[
\begin{array}{ccccccccc}
31 & 17 & 16 & 10 & 9 & 6 & 5 & 0 \\
\multicolumn{8}{c}{\text{arithmetic opcode}} \\
& 0 & 0 & 1 & 0 & 1 & 0 & 0 & s & r & r & r & R & R & R & R & R \\
\end{array}
\]

\(RRRRRR = Op_1, rrr = Op_2, s = 1\text{-store/0-load}\)

LDI Load register from I memory

LDI \(Op_2), Op_1;\) \(I[Op_2] \rightarrow Op_1, \text{update } Op_2\)
Flags: no change.

STI Store register to I memory

STI \(Op_1, (Op_2);\) \(Op_1 \rightarrow I[Op_2], \text{update } Op_2\)
Flags: no change.

Transfer data between I memory and registers. During the access the instruction data and address buses are not available for instruction fetches. The instruction is forced to NOP, PC update and LE compare are supressed. \(Op_1\) is \(A, B, C,\) or \(D, Op_2\) is \(\text{In}\). The next instruction can not be a change-of-flow instruction.

Coding (parallel move):

\[
\begin{array}{ccccccccc}
31 & 17 & 16 & 10 & 9 & 6 & 5 & 0 \\
\multicolumn{8}{c}{\text{arithmetic opcode}} \\
& 0 & 0 & 1 & 0 & 1 & 0 & 1 & s & r & r & p & p & p & R & R \\
\end{array}
\]

\(RR = Op_1, rrr = Op_2, s = 1\text{-store/0-load}, pppp = \text{post-modification -7..7 or } \text{In}\)
**LOOP**  
Start a hardware loop, delayed

\[
\text{LOOP } Op1, addr; \quad Op1 \rightarrow LC, \quad addr \rightarrow LE, \quad PC + 2 \rightarrow LS
\]

Flags: L=0.

This instruction starts a hardware loop. The instruction carries a register number, and an absolute loop end address which can be calculated by the assembler. The \textit{LE} indicates the address of the last instruction within the loop body. The loop start is implicitly the second instruction from the \textsc{Loop} instruction. See section 5.2 for details. Note the one delay slot associated to this instruction.

Coding:

\[
\begin{array}{cccccc}
0 & 0 & 0 & 1 & 0 & 0 & 1 & - & \text{absolute address} & d & r & r & r & r
\end{array}
\]

\[rrrrr = Op1 \text{ (loop count), } nn \ldots nn = \text{absolute loop end address.} \]
\[d = \text{don’t care bit.}\]
LSL\(^1\)  
Logical shift left

$$\text{LSL } O p2, A_n; \text{ for each } i < \text{bits} - 1 : O p2[i] \rightarrow A_n[i + 1], 0 \rightarrow A_n[0]$$

Flags: \(Z, N, V, E, C = \text{op2} (\text{bits} - 1)\).

The instruction shifts left by one position. This instruction is implemented in hardware as \(\text{ADD } O p2, O p2, A_n\). \textbf{Note!} \(P\) is not available as an operand for this instruction.

Coding:

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 17 & 16 & 0 \\
0 & 1 & 0 & 0 & r & r & r & r & A & A & \text{parallel move}
\end{array}
\]

\(rrrr = \text{Op2}, \text{AAA} = \text{target register}\).

LSLC\(^1\)  
Logical shift left with carry

$$\text{LSLC } O p2, A_n; \text{ for each } i < \text{bits} - 1 : O p2[i] \rightarrow A_n[i + 1], C \rightarrow A_n[0]$$

Flags: \(Z, N, V, E, C = \text{op2} (\text{bits} - 1)\).

The instruction shifts left by one position. This instruction is implemented in hardware as \(\text{ADDC } O p2, O p2, A_n\). \textbf{Note!} \(P\) is not available as an operand for this instruction.

Coding:

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 17 & 16 & 0 \\
1 & 0 & 0 & 0 & r & r & r & r & A & A & \text{parallel move}
\end{array}
\]

\(rrrr = \text{Op2}, \text{AAA} = \text{target register}\).

LSR  
Logical shift right

$$\text{LSR } O p2, A_n; \text{ for each } i > 0 : O p2[i] \rightarrow A_n[i - 1], 0 \rightarrow A_n[\text{msb}]$$

Flags: \(Z, N, V, E, C = \text{op2} (0)\).

The instruction shifts right by one position. The LSB bit is discarded, and zero is fed into the MSB bit. The operand (Op2) is encoded as described in Table 4 (ALU operand), and the result coding in Table 5.

Coding:

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 17 & 16 & 0 \\
1 & 1 & 1 & 1 & 0 & 0 & 1 & 0 & r & r & A & A & \text{parallel move}
\end{array}
\]

\(rrrr = \text{Op2}, \text{AAA} = \text{target register}\).

\(^1\)This instruction is implemented as a single instruction software macro.
LSRC  Logical shift right with carry

\[
\text{LSRC } Op_2, A_n; \quad \text{for each } i > 0 : \ Op_2[i] \to A_n[i-1], \ C \to A_n[msb]
\]

Flags: Z, N, V, E, C = Op_2(0).

The instruction shifts right by one position. The LSB bit is fed to carry, and carry is fed into the MSB bit. The operand (Op_2) is encoded as described in Table 4 (ALU operand), and the result coding in Table 5.

Coding:

```
1111 0011 rrrr AAA parallel move
```

\( rrrr = Op_2, \ AAA = \text{target register.} \)

MAC  Multiply-accumulate

\[
\text{MAC } Op_1, Op_2, A_n; \quad A_n + P \to A_n, \ Op_1 \times Op_2 \to P
\]

Flags: Z, N, V, E, C.

The instruction performs one multiplication and adds the result of the previous multiplication (P) to a register. The multiplication operands are considered signed or unsigned (see MUL), multiplication mode and possible saturation are controlled by the appropriate mode bits.

Coding:

```
0101 rrrm RRRR AAA parallel move
```

\( rrr = Op_1, \ RRR = Op_2, \ AAA = \text{target register, mm = data format.} \)

MSU  Multiply-subtract

\[
\text{MSU } Op_1, Op_2, A_n; \quad A_n - P \to A_n, \ Op_1 \times Op_2 \to P
\]

Flags: Z, N, V, E, C.

The instruction performs one multiplication and subtracts the result of the previous multiplication (P) from a register. The multiplication operands are considered signed or unsigned (see MUL).

Coding:

```
0111 rrrm RRRR AAA parallel move
```

\( rrr = Op_1, \ RRR = Op_2, \ AAA = \text{target register, mm = data format.} \)
MUL  Multiply

\[ \text{MUL } Op_1, Op_2; \quad Op_1 \times Op_2 \rightarrow P \]

Flags: no change.

Performs one multiplication. The operands can be signed or unsigned, multiplication mode and possible saturation are controlled by the appropriate mode bits. There are different mnemonics for different format operands. The data format can be \( Op_1 \) signed/\( Op_2 \) signed (\( \text{MULSS} \)), \( Op_1 \) unsigned/\( Op_2 \) signed (\( \text{MULUS} \)), \( Op_1 \) signed/\( Op_2 \) unsigned (\( \text{MULSU} \)) or \( Op_1 \) unsigned/\( Op_2 \) unsigned (\( \text{MULUU} \)). The format \( SS \) is the default, and \( \text{MULSS} \) can thus be written as plain \( \text{MUL} \).

Coding:

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 17 & 16 & 0 \\
1111 & 111 & m & R & R & R & r & r & & parallel \text{ move} \\
\end{array}
\]

\( rrr = op_1, RRR = op_2, mm = \text{data format} \).

MVX/MVY  Register-to-register move

\[ \text{MVX } Op_1, Op_2; \quad Op_1 \rightarrow Op_2 \]

Flags: no change.

Moves a register to another register using X or Y data bus. In parallel MVX, any register can be used as a source or target. The source is read on X bus, switched to Y bus and written from Y bus.

In double MVX/MVY, two moves can be performed with a single instruction. The source and destination registers must be from different execution units (ALU, DAG, PCU).

Coding (parallel move):

\[
\begin{array}{cccccccc}
31 & 17 & 16 & 12 & 11 & 6 & 5 & 0 \\
\text{arithmetic opcode} & 00100 & sssss & dddd & d & d & d & d \\
\end{array}
\]

Coding (double move):

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 24 & 23 & 18 & 17 & 12 & 11 & 6 & 5 & 0 \\
0010 & 1011 & sssss & sssss & sssss & dddd & d & d & d & d & d & d \\
\end{array}
\]

\( n = \text{reserved}, sssss = \text{Y source}, ddddd = \text{Y target}, sssss = \text{X source}, \text{DDDDD} = \text{X target} \).
NOP  No operation

\[ \text{NOP; } \text{no effect} \]
\[ \text{Flags: no change.} \]

A parallel move \text{NOP} is a load operation to \text{NOP} register. A total \text{NOP} is \text{LDC} to \text{NOP}.

Coding:

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 17 & 16 & 0 \\
1 & 1 & 1 & 1 & 0 & 1 & 0 & 0 & d & d & d & d & d & d & \text{parallel move}
\end{array}
\]

\[ \text{ddd = don't care.} \]

\text{NOT}^2  Bitwise logic NOT operation

\[ \text{NOT } Op2, A_n; \text{ for each } i : Op2[i] \rightarrow A_n[i] \]
\[ \text{Flags: } Z, N, V=0, E, C=0. \]

The operand (Op2) coding is shown in Table 4 (ALU operand), the target can be one of the registers. In hardware this is equal to an \text{XOR} with register \text{ONES}.

Coding:

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 17 & 16 & 0 \\
1 & 1 & 0 & 1 & 1 & 0 & 0 & 1 & r & r & r & r & A & A & A & \text{parallel move}
\end{array}
\]

\[ \text{rrrr = Op2, AAA = target register.} \]

\text{OR}  Bitwise logic OR operation

\[ \text{OR } Op1, Op2, A_n; \text{ for each } i : Op1[i] + Op2[i] \rightarrow A_n[i] \]
\[ \text{Flags: } Z, N, V=0, E, C=0. \]

The operands are encoded as described in Table 4 (ALU operand), and the result coding in Table 5. The target is one of the registers.

Coding:

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 17 & 16 & 0 \\
1 & 1 & 0 & 0 & r & r & r & r & R & R & R & R & A & A & A & \text{parallel move}
\end{array}
\]

\[ \text{rrrr = Op1, RRRR = Op2, AAA = target register.} \]

\[ ^2 \text{This instruction is implemented as a single instruction software macro.} \]
**RESP**  
Restore P register

\[
\text{RESP } Op1, Op2; \quad Op1 \rightarrow P0 \quad Op2 \rightarrow P1 \\
\text{Flags: no change.}
\]

This instruction restores the P contents from two arithmetic registers. The saving of the P shall be done as described in section 2.3. The operands are encoded as multiplication operands.

Coding:

\[
\begin{array}{ccccccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 16 & 15 & 12 & 11 & 8 & 7 & 4 & 3 & 0 \\
0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & d & R & R & R & r & r & d & d & d & d & d & d & d & d & d
\end{array}
\]

\[
\text{rrr} = \text{Op1}, \quad \text{RRR} = \text{Op2}, \quad \text{ddd} = \text{don’t care bits.}
\]

**RETI**  
Delayed return from interrupt

\[
\text{RETI}; \quad LR1 \rightarrow PC \\
\text{Flags: } L=0.
\]

**RETI**  
Delayed return from interrupt

\[
\text{RETI (Op1); } \quad LR1 \rightarrow PC, \quad Op1 \rightarrow IPR0 \\
\text{Flags: } L=0.
\]

The RETI instruction is used for returns from interrupts, similarly as JRcc is used for returns from subroutines. For description of interrupt mechanism and the correct use of RETI, see chapter 5.

Coding:

\[
\begin{array}{cccccccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 16 & 15 & 12 & 11 & 8 & 7 & 0 \\
0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 & - & - & - & - & - & -
\end{array}
\]

\[
\begin{array}{cccccccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 16 & 15 & 9 & 8 & 6 & 5 & 0 \\
0 & 0 & 1 & 0 & 0 & 0 & 1 & 1 & - & - & r & r & r & -
\end{array}
\]

\[
\text{rrr} = \text{Op1 (I0...I7)}
\]
RND  Round and saturate a 40-bit ALU register to 32 bits

\[
RND \quad Op_2, A_n
\]

Flags: Z, N, V, E = 0, C = 0.

Round long ALU register to top 24 bits. If mode bit R is set, uses convergent 0 rounding (round exact x.5 values towards even numbers), otherwise round towards 0. After the number is rounded, it is saturated to the lowest 16 bits of the intermediary 24-bit result.

The result is a signed integer.

Note: Result is always written to 16-bit register.

The operand coding is found in Table 4 (ALU operand), and the result coding in Table 5.

Coding:

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 17 & 16 & 0 \\
1 & 1 & 1 & 1 & 0 & 1 & 1 & r & r & r & A & A & parallel \ move
\end{array}
\]

rrrr = Op2, AAA = target register.

SAT  Saturate 40-bit ALU register to 32 bits

\[
SAT \quad Op_2, A_n
\]

Flags: Z, N, V, E = 0, C = 0.

Saturate 40-bit register to 32-bit range. This is different from saturation mode set in MR0 register, which saturates ALU results to 40-bit range.

The overflow flag is set if Op2 was out of 32-bit range and saturation was made.

Note: Saturation mode bit in MR0 register does not affect this instruction.

The operand coding is shown in Table 4 (ALU operand), and the result coding in Table 5.

Coding:

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 17 & 16 & 0 \\
1 & 1 & 1 & 1 & 0 & 1 & 1 & 0 & r & r & r & A & A & parallel \ move
\end{array}
\]

rrrr = Op2, AAA = target register.
STX  Store a register in X memory

\[
\text{STX } Op_1, (Op_2); \quad Op_1 \rightarrow X[Op_2], \text{ update } Op_2
\]

Flags: no change.

See LDX for the general load/store capability description and the encoding of the move fields.

STY  Store a register in Y memory

\[
\text{STY } Op_1, (Op_2); \quad Op_1 \rightarrow Y[Op_2], \text{ update } Op_2
\]

Flags: no change.

See LDX for the general load/store capability description and the encoding of the move fields.

SUB  Subtraction of two operands

\[
\text{SUB } Op_1, Op_2, A_n; \quad Op_1 - Op_2 \rightarrow A_n
\]

Flags: Z,N,V,E,C.

The operand coding is shown in Table 4 (ALU operand), and the result coding in Table 5.

Coding:

\[
\begin{array}{cccccccc}
31 & 28 & 27 & 24 & 23 & 20 & 19 & 17 & 16 & 0 \\
0 & 1 & 1 & 0 & R & R & R & R & A & A & A \\
\end{array}
\]

parallel move

RRRR = Op1, rrrr = Op2, AAA = target register.
**SUBC**

Subtraction of two operands with carry

\[ \text{SUBC } O_{p1}, O_{p2}, A_n; \quad O_{p1} - O_{p2} - C \to A_n \]

Flags: \( Z, N, V, E, C \).

The operand coding is shown in Table 4 (ALU operand), and the result coding in Table 5.

Coding:

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>17</th>
<th>16</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 0 0 1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>A</td>
</tr>
</tbody>
</table>

\( RRRR = O_{p1}, \ rrrr = O_{p2}, \ AAA = \) target register.

**XOR**

Bitwise logic XOR operation

\[ \text{XOR } O_{p1}, O_{p2}, A_n; \quad \text{for each } i: \quad O_{p1}[i] \oplus O_{p2}[i] \to A_n[i] \]

Flags: \( Z, N, V=0, E, C=0 \).

The operand coding of \( O_{p1} \) and \( O_{p2} \) is shown in Table 4 (ALU operand), and the result coding in Table 5. XOR has also been used to implement \( \text{NOT} \).

Coding:

<table>
<thead>
<tr>
<th>31</th>
<th>28</th>
<th>27</th>
<th>24</th>
<th>23</th>
<th>20</th>
<th>19</th>
<th>17</th>
<th>16</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1 1 0 1</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>R</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>r</td>
<td>A</td>
</tr>
</tbody>
</table>

\( RRRR = O_{p1}, \ rrrr = O_{p2}, \ AAA = \) target register.
6.3 Instruction Sequence Restrictions

There are certain sequences of instructions which, due to the pipelined execution, would produce undetermined results. These sequences are either flagged as errors by the software tools or masked off by the hardware.

6.3.1 Loop Register Restrictions

When either the LE, LC or LS register is loaded from memory with a LDX or LDY instruction, the loop end comparison is not done.

This means that loop registers can not be loaded by instruction whose address is LE−2. If this is done, further loop rounds are ignored and the execution continues linearly.

The LDC instruction does not have this restriction and the loop hardware uses the value loaded with an LDC if it is needed on the same cycle. Also, the LOOP instruction does not have the restriction so single instruction loops are allowed.

illegal_example:
  ldc loop_end1,le
  ldx (i0),lc /* le comparison not done */
  nop
loop_end1:
  nop

legal_example:
  ldc 2,lc
  ldc loop_start,ls
  ldc loop_end2,le /* le comparison is done */
  nop
loop_end2:
  nop
6.3.2 Conditional Jump Restrictions

The instruction immediately before the jump instruction (JRcc or Jcc) must not change the flags that affect the jump condition.

For example, if the jump is a JCC (jump if carry clear) the instruction immediately before must not change the C flag. In practice, this means that instruction must not be an ALU instruction. X and Y memory accesses can be made since they do not affect the “carry clear” condition.

example:
```assembly
ldx (i0)+1, NULL               /* must not change C flag */
jcc jump_target
nop                          /* jump delay slot */
```

The reason for this restriction is the fact that the jump condition is determined during the decode phase. In a normal (linear) execution, the instruction immediately before the jump does not affect the jump. The situation is different if the jump instruction is canceled due to an interrupt. When execution returns from the interrupt to the normal execution flow, the instruction immediately before the jump has been executed. The jump condition is determined again, this time with different flags.
7 Instruction Coding

7.1 General Instruction Composition

The instruction is composed of a 4-bit opcode and additional fields as described below.

<table>
<thead>
<tr>
<th>31 28 27 6 5 0</th>
<th></th>
<th>31 28 27 0</th>
<th></th>
<th>31 28 27 14 13 0</th>
<th></th>
<th>31 28 27 17 16 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0</td>
<td>i i i i i i i i i i i i i i i i i i</td>
<td>0 0 0 0</td>
<td>c c c c c c c c c c c c c c c c c c c c</td>
<td>0 0 0 0</td>
<td>x x x x x x x x x x x x</td>
<td>m m m m m m m m m m m m m m m m m m</td>
</tr>
<tr>
<td>opcode</td>
<td>immediate</td>
<td>opcode</td>
<td>control instruction</td>
<td>opcode</td>
<td>X full move</td>
<td>m m m m m m m m m m m m m m m m m m</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Y full move</td>
<td>parallel moves</td>
</tr>
</tbody>
</table>

7.2 Opcode Field

The encoding of operations is shown in Table 2. The control and double move extensions to the opcode are described in the following section.

7.3 Control Instructions

The absolute address in jump instructions is at most 20 bits. The conditional jumps Jcc are taken when the condition given in the instruction is true. See Table 1 (Jump condition) for the condition field coding. The flag and mode bits can be masked by the implementation parameter Modemask, see Chapter 4.

Return (JRcc) and return from interrupt (RETI) use the link registers to restore the PC. The linking (return address storage) is done by a constant load instruction to the link register LR0 (the link register should be saved beforehand in case of a subroutine already being executed). The return address is calculated at compilation/linking time, not run-time. This allows also jumps by loading the link register and then executing the
### Table 2: Operation Codes

<table>
<thead>
<tr>
<th>Binary code</th>
<th>Operation</th>
<th>Parallel</th>
</tr>
</thead>
<tbody>
<tr>
<td>000X</td>
<td>LDC</td>
<td>none</td>
</tr>
<tr>
<td>0010</td>
<td>Control</td>
<td>none</td>
</tr>
<tr>
<td>0011</td>
<td>Double moves</td>
<td>none</td>
</tr>
<tr>
<td>0100</td>
<td>ADD</td>
<td>yes</td>
</tr>
<tr>
<td>0101</td>
<td>MAC</td>
<td>yes</td>
</tr>
<tr>
<td>0110</td>
<td>SUB</td>
<td>yes</td>
</tr>
<tr>
<td>0111</td>
<td>MSU</td>
<td>yes</td>
</tr>
<tr>
<td>1000</td>
<td>ADDC</td>
<td>yes</td>
</tr>
<tr>
<td>1001</td>
<td>SUBC</td>
<td>yes</td>
</tr>
<tr>
<td>1010</td>
<td>ASHL</td>
<td>yes</td>
</tr>
<tr>
<td>1011</td>
<td>AND</td>
<td>yes</td>
</tr>
<tr>
<td>1100</td>
<td>OR</td>
<td>yes</td>
</tr>
<tr>
<td>1101</td>
<td>XOR</td>
<td>yes</td>
</tr>
<tr>
<td>1110</td>
<td>(reserved)</td>
<td></td>
</tr>
<tr>
<td>1111</td>
<td>Single op instructions</td>
<td>yes</td>
</tr>
</tbody>
</table>

### Table 3: Control Instructions

<table>
<thead>
<tr>
<th>Binary code</th>
<th>Operation</th>
<th>Sub-fields</th>
<th>Additional fields</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000ddddddd</td>
<td>JRcc</td>
<td></td>
<td>condition</td>
</tr>
<tr>
<td>0001ddddddd</td>
<td>RETI</td>
<td></td>
<td></td>
</tr>
<tr>
<td>0010dxxxyyd</td>
<td>RESP</td>
<td>x = op2, y = op1</td>
<td></td>
</tr>
<tr>
<td>01nnnnnnnnn</td>
<td>LOOP</td>
<td>n = loop end msb</td>
<td>loop end lsb, register (loop count)</td>
</tr>
<tr>
<td>1000nnnnnnn</td>
<td>Jcc</td>
<td>n = address msb</td>
<td>address lsb, condition</td>
</tr>
<tr>
<td>1001nnnnnnn</td>
<td>CALLcc</td>
<td>n = address msb</td>
<td>address lsb, condition</td>
</tr>
<tr>
<td>1010nnnnnnn</td>
<td>JMPI</td>
<td>n = address msb</td>
<td>address lsb, index reg</td>
</tr>
<tr>
<td>1011nnnnnnn</td>
<td>MVX/MVY</td>
<td></td>
<td>move fields</td>
</tr>
<tr>
<td>1101nnnnnnn</td>
<td>HALT</td>
<td></td>
<td></td>
</tr>
<tr>
<td>111000000000</td>
<td>...</td>
<td></td>
<td></td>
</tr>
<tr>
<td>111111111111</td>
<td>(reserved)</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**JRcc instruction.** The linking can be done also in the delay slot. The `LR1` loading takes place automatically when interrupt processing is started.

**In the loop instruction there is a register number containing the loop count. All registers except the double-size accumulators can be used. The loop end address is given as**
an immediate (at most 20 bits) value. The loop start address will be loaded automatically from the PC. The loop registers (LC, LS, LE) should not be loaded within the two instructions preceding a loop end to avoid implementation-dependent ambiguities in the loop behavior.

In the full size moves, the load/store operations can use all the addressing modes and all registers. These moves do not allow any control operations in parallel. See section 7.5 for move encoding.

RESP is a special instruction to restore the P register.

The rest of the control instructions are reserved for future extensions.
7.4 Arithmetic Operands

The operands of two-operand arithmetic and logic instructions (ADD, SUB, AND, OR, XOR) are encoded in the second field of these instructions. The field is composed as follows:

```
27  24  23  20  19  17
  alu op1   alu op2   alu result
```

Table 4: ALU operand encoding.

<table>
<thead>
<tr>
<th>Binary code</th>
<th>register</th>
<th>composition</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>A0</td>
<td>S:A0:0000</td>
</tr>
<tr>
<td>0001</td>
<td>A1</td>
<td>S:A1:0000</td>
</tr>
<tr>
<td>0010</td>
<td>B0</td>
<td>S:B0:0000</td>
</tr>
<tr>
<td>0011</td>
<td>B1</td>
<td>S:B1:0000</td>
</tr>
<tr>
<td>0100</td>
<td>C0</td>
<td>S:C0:0000</td>
</tr>
<tr>
<td>0101</td>
<td>C1</td>
<td>S:C1:0000</td>
</tr>
<tr>
<td>0110</td>
<td>D0</td>
<td>S:D0:0000</td>
</tr>
<tr>
<td>0111</td>
<td>D1</td>
<td>S:D1:0000</td>
</tr>
<tr>
<td>1000</td>
<td>NULL</td>
<td>0:0000:0000</td>
</tr>
<tr>
<td>1001</td>
<td>ONES</td>
<td>F:FFFF:FFFF</td>
</tr>
<tr>
<td>1010</td>
<td>(reserved)</td>
<td>(reserved)</td>
</tr>
<tr>
<td>1011</td>
<td>P</td>
<td>S:P1:P0</td>
</tr>
<tr>
<td>1100</td>
<td>A</td>
<td>A2:A1:A0</td>
</tr>
<tr>
<td>1101</td>
<td>B</td>
<td>B2:B1:B0</td>
</tr>
<tr>
<td>1110</td>
<td>C</td>
<td>C2:C1:C0</td>
</tr>
<tr>
<td>1111</td>
<td>D</td>
<td>D2:D1:D0</td>
</tr>
</tbody>
</table>

Table 5: ALU result coding

<table>
<thead>
<tr>
<th>Binary code</th>
<th>16-bit register</th>
<th>40-bit register</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>A0</td>
<td>(reserved)</td>
</tr>
<tr>
<td>001</td>
<td>A1</td>
<td>A</td>
</tr>
<tr>
<td>010</td>
<td>B0</td>
<td>(reserved)</td>
</tr>
<tr>
<td>011</td>
<td>B1</td>
<td>B</td>
</tr>
<tr>
<td>100</td>
<td>C0</td>
<td>(reserved)</td>
</tr>
<tr>
<td>101</td>
<td>C1</td>
<td>C</td>
</tr>
<tr>
<td>110</td>
<td>D0</td>
<td>(reserved)</td>
</tr>
<tr>
<td>111</td>
<td>D1</td>
<td>D</td>
</tr>
</tbody>
</table>

Table 4 (ALU operand) gives the encoding of Op1 and Op2 of the ALU (fields alu op1 & alu op2). S denotes sign extension.

Table 6 (Mul operand) gives the encoding of fields mac op1 and mac op2.
Table 6: Mul operand.

<table>
<thead>
<tr>
<th>Binary code</th>
<th>register</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>A0</td>
</tr>
<tr>
<td>001</td>
<td>A1</td>
</tr>
<tr>
<td>010</td>
<td>B0</td>
</tr>
<tr>
<td>011</td>
<td>B1</td>
</tr>
<tr>
<td>100</td>
<td>C0</td>
</tr>
<tr>
<td>101</td>
<td>C1</td>
</tr>
<tr>
<td>110</td>
<td>D0</td>
</tr>
<tr>
<td>111</td>
<td>D1</td>
</tr>
</tbody>
</table>

The opcode of single-operand arithmetic and logic instructions (ABS, LSR and MUL) is encoded in the first operand field. The encoding is:

```
27 24 23 20 19 17
    single opcode     alu op2     alu result
```

In MAC:

```
27 25 24 23 22 20 19 17
    mul op1         mode         mul op2     alu result
```

In MUL:

```
27 25 24 23 22 20 19 17
    MUL opcode      mode         mul op2     mul op1
```

Table 7: Mul mode.

<table>
<thead>
<tr>
<th>Binary code</th>
<th>op1</th>
<th>op2</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>signed</td>
<td>signed</td>
</tr>
<tr>
<td>01</td>
<td>signed</td>
<td>unsigned</td>
</tr>
<tr>
<td>10</td>
<td>unsigned</td>
<td>signed</td>
</tr>
<tr>
<td>11</td>
<td>unsigned</td>
<td>unsigned</td>
</tr>
</tbody>
</table>

Table 7 (Mul mode) gives the encoding of the mode field.

The result field encoding is shown in Table 5.

Table 4 (ALU operand) gives the encoding of Op2 of the ALU (field alu op2).

The single-operand opcode encoding is given in Table 8.
Table 8: Single operand ALU instructions.

<table>
<thead>
<tr>
<th>Binary code</th>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>ABS</td>
</tr>
<tr>
<td>0001</td>
<td>ASR</td>
</tr>
<tr>
<td>0010</td>
<td>LSR</td>
</tr>
<tr>
<td>0011</td>
<td>LSRC</td>
</tr>
<tr>
<td>0100</td>
<td>NOP</td>
</tr>
<tr>
<td>0101</td>
<td>EXP</td>
</tr>
<tr>
<td>0110</td>
<td>SAT</td>
</tr>
<tr>
<td>0111</td>
<td>RND</td>
</tr>
<tr>
<td>1000</td>
<td></td>
</tr>
<tr>
<td>...</td>
<td>(reserved)</td>
</tr>
<tr>
<td>1101</td>
<td>MUL</td>
</tr>
<tr>
<td>111X</td>
<td>MUL</td>
</tr>
</tbody>
</table>

### 7.5 Move Encoding

The move instructions are LDX, LDY, LDI, STX, STY, and STI, the X, Y, and I denoting the desired data bus to be used. There can be a maximum of two moves (loads or stores) in parallel, one operating on the X bus and the other on Y bus. Constant loading is described separately in section 7.7.

There are two kinds of moves: full moves and short moves.

The short moves use a restricted set of registers and restricted addressing modes. The full moves have all registers and all addressing modes available.

The parallel moves can be done together with arithmetic operations, and can either be one full or two short moves. Long-X and I-bus moves are only available as parallel moves. Double full move instruction has two full moves, but can not be executed in parallel with other instructions.

The full move field is always the following 14-bit control field:

```
<table>
<thead>
<tr>
<th>13 10 9 6 5 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>s r r r P P P R R R</td>
</tr>
</tbody>
</table>
```

In short moves the move field is as follows:

```
<table>
<thead>
<tr>
<th>13 10 9 6 5 0</th>
</tr>
</thead>
<tbody>
<tr>
<td>s r r r P 0 0 0 0 0 R R</td>
</tr>
</tbody>
</table>
```

$s = 1$-store/0-load, $r = \text{address register}$, $p = \text{post modification mode}$, $R = \text{move source/destination register}$.

In the double full move the 14-bit fields come directly after the instruction.
Parallel move can be either one full move, two short moves, register-to-register move, long-X move, or I-bus move. The coding of parallel moves is:

- **Full move**
  - 0 \( \text{bus} \) \( b \) \( 0 \)
  - \( s \) \( r \) \( r \) \( p \) \( p \) \( p \) \( R \) \( R \) \( R \) \( R \) \( R \) \( R \) \( R \)
  - \( Y \) full move

- **X short move**
  - 0 \( s \) \( r \) \( r \) \( p \) \( R \) \( R \) \( R \) \( R \)

- **Y short move**
  - 0 \( s \) \( r \) \( r \) \( p \) \( R \) \( R \) \( R \) \( R \)

- **Reg-to-reg move (Y bus)**
  - 0 \( s \) \( s \) \( s \) \( s \) \( s \) \( s \) \( s \) \( d \) \( d \) \( d \) \( d \) \( d \)

- **Long-X move**
  - 0 \( s \) \( r \) \( r \) \( R \) \( R \) \( R \) \( R \) \( R \)

- **I-bus move**
  - 0 \( s \) \( r \) \( r \) \( p \) \( p \) \( p \) \( p \) \( p \)

### Table 9: Registers in short move.

<table>
<thead>
<tr>
<th>Binary code</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>00a</td>
<td>A0 \ldots A1</td>
</tr>
<tr>
<td>01a</td>
<td>B0 \ldots B1</td>
</tr>
<tr>
<td>10a</td>
<td>C0 \ldots C1</td>
</tr>
<tr>
<td>11a</td>
<td>D0 \ldots D1</td>
</tr>
</tbody>
</table>

The coding of the store/load bit is given in Table 11. The \( \text{rrr} \) register is the number of the desired address register. The src/dest register number \( ((\text{RRR})\text{RRR}) \) is given in Table 10 (Source and target), and the addressing mode in Table 12. See also section 7.6 for further description of the addressing modes available. The post modification \( \text{pppp} \) is a four-bit two’s complement number (-7 ... +7), which is added to the address register. The code -8 is for the additional address post modification modes found in \( \text{In} \).

The \( \text{In} \) is the index register the number of which is generated by inverting the LSB bit of the number of register \( \text{In} \). The post modifications by the \( \text{In} \) are defined in Table 13.
Table 10: Registers in full move.

<table>
<thead>
<tr>
<th>Binary code</th>
<th>Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000a</td>
<td>A0 ... A1</td>
</tr>
<tr>
<td>00001a</td>
<td>B0 ... B1</td>
</tr>
<tr>
<td>00010a</td>
<td>C0 ... C1</td>
</tr>
<tr>
<td>00011a</td>
<td>D0 ... D1</td>
</tr>
<tr>
<td>001000</td>
<td>LR0</td>
</tr>
<tr>
<td>001001</td>
<td>LR1</td>
</tr>
<tr>
<td>001010</td>
<td>MR0</td>
</tr>
<tr>
<td>001011</td>
<td>(reserved)</td>
</tr>
<tr>
<td>001100</td>
<td>NULL (update index reg &amp; flags)</td>
</tr>
<tr>
<td>001101</td>
<td>LC</td>
</tr>
<tr>
<td>001110</td>
<td>LS</td>
</tr>
<tr>
<td>001111</td>
<td>LE (optional)</td>
</tr>
<tr>
<td>010rrr</td>
<td>I0 ... I7</td>
</tr>
<tr>
<td>100000</td>
<td>A2</td>
</tr>
<tr>
<td>100001</td>
<td>B2</td>
</tr>
<tr>
<td>100010</td>
<td>C2</td>
</tr>
<tr>
<td>100011</td>
<td>D2</td>
</tr>
<tr>
<td>100100</td>
<td>Move NOP (no updates)</td>
</tr>
<tr>
<td>100111</td>
<td>reserved</td>
</tr>
<tr>
<td>111110</td>
<td>IPR0</td>
</tr>
<tr>
<td>111111</td>
<td>IPR1</td>
</tr>
</tbody>
</table>

Table 11: Load/Store coding.

<table>
<thead>
<tr>
<th>Binary code</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>load</td>
</tr>
<tr>
<td>1</td>
<td>store</td>
</tr>
</tbody>
</table>

Table 12: Addressing Modes.

<table>
<thead>
<tr>
<th>Binary code</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>rrrpppp</td>
<td>indirect [In] with post modify by pppp (-7...+7)</td>
</tr>
<tr>
<td>rrr1000</td>
<td>indirect [In] with post modification specified in In</td>
</tr>
</tbody>
</table>
### 7.6 Addressing Modes

The addressing modes and their availability in short and full formats are summarized in Table 14. The addressing modes available in the implementation are controlled by the parameter *Addressing mode mask*, which has enable bits for the modulo, bit-reversal and (reserved) addressing modes in the following manner:

<table>
<thead>
<tr>
<th>(reserved)</th>
<th>bitrev</th>
<th>modulo</th>
</tr>
</thead>
</table>

For the details of how the modulus mode works, see Chapter 3.1.2.

### 7.7 Constant Loading

The additional fields in the constant load instruction $\text{LDC}$ look like:

```
27 6 5 0
```

- **immediate**
- **register**

The immediates are assumed signed and will be sign extended if the register is wider than the immediate. In case there are more bits in the immediate than in the register to be loaded, the LSB part is taken. The register number is encoded as in the full addressing load/stores, shown in Table 10.
Table 14: Addressing mode summary.

<table>
<thead>
<tr>
<th>Mode</th>
<th>full move code</th>
<th>short move code</th>
<th>(I_n)</th>
<th>parameter</th>
</tr>
</thead>
<tbody>
<tr>
<td>Linear post-inc/dec</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>((I_n))</td>
<td>srrr0000RRRRRR R</td>
<td>srrr0RRR</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>((I_n)+1)</td>
<td>srrr0001RRRRRR R</td>
<td>N/A</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>((I_n)+2)</td>
<td>srrr0010RRRRRR R</td>
<td>N/A</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>((I_n)+3)</td>
<td>srrr0011RRRRRR R</td>
<td>N/A</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>((I_n)+4)</td>
<td>srrr0100RRRRRR R</td>
<td>N/A</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>((I_n)+5)</td>
<td>srrr0101RRRRRR R</td>
<td>N/A</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>((I_n)+6)</td>
<td>srrr0110RRRRRR R</td>
<td>N/A</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>((I_n)+7)</td>
<td>srrr0111RRRRRR R</td>
<td>N/A</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>((I_n)–1)</td>
<td>srrr1111RRRRRR R</td>
<td>N/A</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>((I_n)–2)</td>
<td>srrr1110RRRRRR R</td>
<td>N/A</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>((I_n)–3)</td>
<td>srrr1101RRRRRR R</td>
<td>N/A</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>((I_n)–4)</td>
<td>srrr1100RRRRRR R</td>
<td>N/A</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>((I_n)–5)</td>
<td>srrr1011RRRRRR R</td>
<td>N/A</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>((I_n)–6)</td>
<td>srrr1010RRRRRR R</td>
<td>N/A</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>((I_n)–7)</td>
<td>srrr1001RRRRRR R</td>
<td>N/A</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>((I_n)*)</td>
<td>Linear post-inc/dec</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>((I_n)+m, m \geq 0)</td>
<td>srrr1000RRRRRR R</td>
<td>srrr1RRR</td>
<td>000 mmmm...mmm m</td>
<td>—</td>
</tr>
<tr>
<td>((I_n)+m, m &lt; 0)</td>
<td>srrr1000RRRRRR R</td>
<td>srrr1RRR</td>
<td>111 mmmm...mmm m</td>
<td>—</td>
</tr>
<tr>
<td>((I_n)*)</td>
<td>Modulo post-inc/dec</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>((I_n)+n%m)</td>
<td>srrr1000RRRRRR R</td>
<td>srrr1RRR</td>
<td>001 nnnn...mmm m</td>
<td>amm[0]</td>
</tr>
<tr>
<td>((I_n)+n%m \times 64)</td>
<td>srrr1000RRRRRR R</td>
<td>srrr1RRR</td>
<td>01n nnnn...mmm m</td>
<td>amm[0]</td>
</tr>
<tr>
<td>((I_n)+1%m)</td>
<td>srrr1000RRRRRR R</td>
<td>srrr1RRR</td>
<td>100 mmmm...mmm m</td>
<td>amm[0]</td>
</tr>
<tr>
<td>((I_n)–1%m)</td>
<td>srrr1000RRRRRR R</td>
<td>srrr1RRR</td>
<td>101 mmmm...mmm m</td>
<td>amm[0]</td>
</tr>
<tr>
<td>((I_n)*)</td>
<td>Bit reversal</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>((I_n)+m \text{ bit-rev})</td>
<td>srrr1000RRRRRR R</td>
<td>srrr1RRR</td>
<td>110 mmmm...mmm m</td>
<td>amm[1]</td>
</tr>
<tr>
<td>Register as source/destination</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>(A_n)</td>
<td>srrrp0000RRRRRR R</td>
<td>srrrpRRR</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>(A_n, \text{ ext})</td>
<td>srrrp000100RR R</td>
<td>N/A</td>
<td>—</td>
<td>(g &gt; 0)</td>
</tr>
<tr>
<td>LR0, LR1</td>
<td>srrrp001000R R</td>
<td>N/A</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>MR0, MR1</td>
<td>srrrp001010R R</td>
<td>N/A</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>NULL</td>
<td>srrrp001100 R R</td>
<td>N/A</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>NOP</td>
<td>srrrp010100 R R</td>
<td>N/A</td>
<td>—</td>
<td>—</td>
</tr>
<tr>
<td>LC</td>
<td>srrrp011011 R R</td>
<td>N/A</td>
<td>—</td>
<td>(lc \geq 1)</td>
</tr>
<tr>
<td>LS</td>
<td>srrrp001110 R R</td>
<td>N/A</td>
<td>—</td>
<td>(lc \geq 1)</td>
</tr>
<tr>
<td>LE</td>
<td>srrrp001111 R R</td>
<td>N/A</td>
<td>—</td>
<td>(lc \geq 1)</td>
</tr>
<tr>
<td>(I_n, n=0\ldots7)</td>
<td>srrrp010RRR R</td>
<td>N/A</td>
<td>—</td>
<td>—</td>
</tr>
</tbody>
</table>
8 Contact Information

VLSI Solution Oy
Entrance G, 2nd floor
Hermiankatu 8
FI-33720 Tampere
FINLAND

Fax: +358-3-3140-8288
Phone: +358-3-3140-8200
Commercial e-mail: sales@vlsi.fi
URL: http://www.vlsi.fi/

For technical support or suggestions regarding this document, please participate at http://www.vsdsp-forum.com/
For confidential technical discussions, contact support@vlsi.fi